IEEE-754 compliant Algorithms for Fast Multiplication of Double Precision Floating Point Numbers

Download Full Text
Geetanjali Wasson
Published Date:
September 29, 2011
Volume 1, Issue 1
1 - 7

csd (canonic signed digit), fpga (field programmable gated array), double precision floating point number
Geetanjali Wasson, "IEEE-754 compliant Algorithms for Fast Multiplication of Double Precision Floating Point Numbers". International Journal of Research in Computer Science, 1 (1): pp. 1-7, September 2011. doi:10.7815/ijorcs.11.2011.001 Other Formats


In image and signal processing applications floating-point multiplication is major concern in calculations. Performing multiplication on floating point data is a long course of action and requires huge quantity of processing time. By improving the speed of multiplication task overall speed of the system can be enhanced. The Bottleneck in the floating point multiplication process is the multiplication of mantissas which needs 53*53 bit integer multiplier for double precision floating point numbers. By improving the speed of multiplication task the overall speed of the system can be improved. In this paper a comparison on the existing trends in mantissa multiplication is made. Vedic and Canonic Signed digit algorithms were compared on parameters like speed, complexity of routing, pipelining, resource required on FPGA. The comparison showed that Canonic Signed Digit Algorithm is better than Vedic algorithm in terms of speed and resources required on spartan3 FPGA.

  1. B .C. Jinaga, Saroja. V Siddamal, R.M Banakar, “Design of high-speed floating point multiplier” 4th IEEE International Symposium on Electronic Design, Test & Applications, IEEE computer society, 2008, pp. 285,289
  2. E.M.Saad, M.Taher, “High speed area efficient FPGA based floating point arithmetic modules”, National conference on radio science (NRSC 2007), March-2007, pp 1-8. doi:10.1109/DELTA.2008.19
  3. Sang-min Kim, “Low error fixed width CSD multiplier with efficient sign extension”, IEEE Transactions on circuits and systems-II: analog and digital signal processing,vol50,December 2003. doi:10.1109/TCSII.2003.820231
  4. “Iterative radix-8 multiplier structure based on a novel real time CSD recoding”, ACSSC 2007, conference record of forty first Asilomar conference on signals, systems & computers, 2007, pp 977 to 981.
  5. Himanshu Thapliyal, “Modified Montgomery Modular Multiplication using 4:2 Compressor and CSA Adder”, Proceedings of the third IEEE international workshop on electronic design, test and applications (DELTA 06), Jan 2005
  6. B.Lee, N. Burgess, "Parameterizeable Floating-point Operations on FPGA" Signals, Systems and Computers, 2002. Conference Record of the 36th Asilomar Conference on Volume 2, 3-6 Nov. 2002, pp. 1064-1068
  7. G. Govindu, L. Zhuo, S. Choi and V. Prasanna, "Analysis of high-performance floating-point arithmetic on FPGAs,"l8th International Parallel and Distributed Processing Symposium, IPDPS 2004, Apr 26-30 2004, pp. 2043-2050. doi:10.1109/IPDPS.2004.1303135
  8. G.Lienhart, A.Kugel and R.Manner, “Using floating-point arithmetic on FPGAs to accelerate scientific body simulations”, IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE Computer, April 2002, pp.182-191.
  9. Kwen-Siong Chong, “A Micro-power Low-Voltage Multiplier With Reduced Spurious Switching”, IEEE transactions on VLSI systems, vol13, No.2, Feb 07 , pp 255-265
  10. Mark A. Erle, “Decimal Floating-Point Multiplication Via Carry-Save Addition”, 18th IEEE Symposium on Computer Arithmetic (ARITH'07), 2007. doi:10.1109/ARITH.2007.14
  11. Nachiket Kapre, “Optimistic Parallelization of Floating-Point Accumulation”, 18th IEEE Symposium on Computer Arithmetic(ARITH'07), 2007. doi:10.1109/ARITH.2007.25
  12. Ali Akoglu, Sandeep K Venishetti, “A Highly Parallel FPGA based IEEE-754 Compliant Double Precision Binary Floating Point Multiplication Algorithm” International conference on field programmable technology (FPT), Dec-2007, pp 145-152. doi:10.1109/FPT.2007.4439243
  13. G.Govindu, L.Zhuo, “Analysis of high-performance floating point arithmetic on FPGAs”, 18th International Parallel and Distributed Processing Symposium, IPDPS 2004, Apr 2004, pp 2043-205.

  • Kaur, Kanwaljeet, and Parminder Singh Jassal. "Synthesis of area Optimized 64 Bit Double Precision Floating Point Multiplier Using VHDL."
  • Sharma, D. Harini, and Addanki Purna Ramesh. "Floating point multiplier using Canonical Signed Digit."
  • Singh, Onkar, and Kanika Sharma. "Design and Implementation of High Speed Area Efficient Double Precision Floating Point Arithmetic Unit."